# This Page Is Inserted by IFW Operations and is not a part of the Official Record

## BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

## IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.

[1] 日本医科技 () P)

## m公開特許公報 (A) COPRERANCE

特開平8-125066 ((3)公帐B 年月2年(1996) SA17B

(\$1) Int Cl. "

互利记号 作用复型器号

FI

双套器系数层

HOIL 23/12

23/21

A 6921-4E

HOIL 13/12

書面は水 AR木 日本県の日4 FD

(11) 出口香车

MM#6-284536

(72) 比爾自

平成6年(1994) 10月26日

(71) 出版人 000002897

大日本即到提供企社

复数超越市区市省北京町一丁目 1 章 1 号

京京位新度区市省此党町一丁含1819

大日本印刷品式会社內

(71) 兒明智 森田 证证

京京都新春区市谷田宝町一丁日141年15

大日本印刷的双金丝内


(14)代聖人 弁理士 小西 炸员


(54) 【見明の名称】惟理対止型半年年以配とそれに用いられるリードフレーム、及び推荐対止型半年年末間の製造方法

#### (\$7) {复约]

【目的】 芝なる智慧対止超半異体象征の高級技化。本 収益化が求められている中、中国体象型パッケージサイ ズにおけるテップの占有なを上げ、中級な影響の小型化 に対応させ、興時に従来のTSOP等の小型パッケージ に個似であった異なる多ピン化を実現した智慧的止型中 器体整型电视表子4.

【技术】・中部体景子の菓子製の器に、中部体展子の種 子と電気的に選挙するための内部属子部と、中部作品子 の種子側の個へ包欠して外部へと向く外部登場への住蔵 のための方部電子部と、森尼内部電子部と外部電子部と モ運動する強敵リード部とモー体とした世間のリード部 とき、絶象技事料度を介して、個者して設けており、点 つ、劉殊高度年への実象のための平田からなる外部電信 を創記な魚のもリードの方面は子名に連絡させ、少なく とも的記念色からなる外部などの一部に登録さより外部 に異出させて及けている。





(はだけぶらん色)

。 (给求项)) 牛果化至于乌兹于纳内医比 牛品化鱼子 の数子と変素的には異するための内閣は子材と、主選化 菓子の菓子町の正へ正又してた然へと向くたま回答への 住成のための外部は子供と、心記内部は子型と力は粒子 越とを確称する状況リード氏とモーはとしたリード型を 枚名の。 たらなずな 見を介して、 となしてなけており。 ・且つ、回路基底等への実まのための半田からなる方面食 毎七月花は女のをリードの力製は子供に連ねさせ、少な くとも前記を出からなる方式を見の一貫は年度記より外。10、方面電子製造にも困からなる方式を填えけ続する工作。 銀に長出させてほけていることを外たとてるを移り止急 丰满 年 名 思。

【建水理2】 ・建水原1において、半温度果子の菓子は 単級体を子の双子匠の一丸の辺の耳中心似身上にそって 配案されており、リードがは注意の属于を乗びように対 内し約な一対の辺にないなけられていることを共用とす 5世群村止型中运体负担。

【建筑原3】 本名は至于のロテと電気的にひ見てるた のの内部双子割と、か訳回耳と見及するためのかは双子 部と、 航起内型電子部と外型電子部とも運転する程度リー16 一ド部とを一体とし、30万式以子割を、17次リード割を 介して、リードフレームをから区交する一方向的に交出 させ。 対向し先は駅内士で選び撃を介しては其する一対 7内部成子区をはななけており、立つ、 各力を収予量の 小断で、 ほ状リード部と复ねし、一年として全年を召拾 Fる外轮包を立けていることをM&とするリードフレー

【森水理4】 半退休気子の菓子飲の節に、半退休食子 1億子と電気的に延続するための内部減子群と、平線性 子の昭子街の面へ直交してか祭へと向くお記回答への 38 統のための外包以下部と、北北内部は千世と外部電子 とも延結するほぼリードがとモーなとしたな色のリー 鮮とを、必及性量がなものして、配をして及けてお . 旦つ、包括基ビなへの実衣のための半田からなるが 竜艦を収記な数のちリードの九里以子郎に連絡でせ、 なくともお記年田からなるの数を任の一番は智慧部と 外部に高出させて及けている智慧対止型平温体制度の 2方紙であって、少なくとも、(人)エッテングロエ で、単年体質子の電子と電気的に起発するための内容 予載と、外部回答と推奨するための外部総子感と、料 (8) テから多ピン化に対しても確おが見えてきた。 7個銀子部と外部は午野とも連貫する対象リード部と 一体とし、双外型に子供を、作成リード化を介して、 - ドフレーム面から巨叉する一方匹のに京出させ、ガ - 先戦部政士で選絡使モ介して世界する一州の内以及 「毛球放松けており、且つ、もガロ電子部の方向で、 !リード群と遅越し、一年として全年を乗りてられた 及けているリードフレームモル型する工法。(B) (リードフレームの外観電子書画でない缶(書画)に :材を設け、打ちはき金型により、共成する内閣電子

けられた地界代とそのちばと、リートフレームの作をは かれた意分が本心はまその第三部にくろようにして、 丸 足界を見をたして、リートフレーム2mをヒるルミテへ なむする工法。 (C) リードフレームの55万尺を含む不 異の転分を打ちはを急力により切断終去すること。 (D) 半年は黒子の立子群と、切断でれて、モロ以至子 へ原料された内閣は千郎のた路郎ともワイナボンディン グレたほに、形容によりが区界テ献区のみもが名に真出 ラヴェキはそ11比する工程。 (E) なおかりにな出した ともないことも中国とても年間というできませばほのだる

(見勢のお紹な反映)

100011

万亿.

【産業上の利用分針】本民味は、 半点なますを存むする 智慧対点型の単語は象徴(ブラステックパッケージ)に 異し、共に、大量を広を由上させ、まつ、多ピン化に万 応でもろするなお書とその料正方法に及てる。

100021

【花束の区函】 近年,平泉は衣工は、不具体化、小型化 住前の進歩と電子無針の本性軟化と見得足小化の傾向 (特長) から、LSIのASICに代意でれるように、 ま丁里丁本島は化、本蔵氏化になってきている。これに はい。リードフレームを思いた対止型の半年はままづう ステックパッケージにおいても、その無名のトレンド nt. SOJ (Small Outline)-Lead ed Package) PQFP (Quad Flat ♥.\* ヾ ∀ ∦ ∦ t)のような音伝文は型のパップージモ HT. TSOP (Tin Small Outline Package)の以及によるみ型化モ主はとしたパ ッケージの小型化へ、さらにはパッケージ内側の3次元 化によるテップな的効果用上を含めとしたLOC (Le od On Chip) の鉄道へと建成してeた。しか し、智能対比型単端体制度パッケージには、不良性化。 富徳美化とともに、更に一層の多ピン化、育型化、小包 たが求めらており、上記表典のパッケージにおいてもテ ップ外属部分のリードの引き回しがあるため、パッテー ジの小型化に離界が見えてきた。また、TSOPBの小 型パッケージにおいては、リードの引き回し、ピンピッ

[00001

【見明が解決しようとする意思】 上記のように、又なら 指数針止型平成共主義の高泉技化、不佳誌化が次のられ ており、新年対比型平線は全世パッケージの一層の多ピ ン化、角型化、小型化が求められている。ま見味は、こ のような状況のもと、中途存品量パッケージサイズにお けるテップの占有工を上げ、中級な名位の小型化に対応 させ、国共高をへの文献版像を低減できる。から、国共 士を授政する基格部とは正規部に対応する位置に立(1) 申請作業区を投票しようとするものである。また、国際 革属への実験を収を向上させることができる常な打止力

に従来のすSOP希の小型パッケージに個質であった更 なる多ピン化も実界しようとてろものである。 100041

3

【は越モが灰丁さための年段】エ兄弟の単段対止翌年選 **体盤壁は、年間体気子の粒子側の面に、半温は気子の道** 子とな気的に起致するための内部電子部と、半線体量子 の以子釣の面へ区欠して外部へと向くが耳を背への接及 のための外部電子群と、前記内部電子部と外部電子部と モ運はする技技リード型とを一体とした甘食のリード部 つ。区質基度与への実在のための中田からなる方質を感 その花花食のもリードの外世級子単に基礎させ、少なく とも衣足を田からなる力量を名の一部は御政会より力器 に異出をせて立けていることを異常とするものである。 南。上紀において、内督昭子県と九世昭子郎とモー作と した双数のリード部の配列を中間を急子の電子側面上に 二次元的に配列し、力料な包乳をキ出ポールにて足点す SCEELDBOA (Ball Crid Arra ソ) タイプの保証対比型半級化基準とすることもでき

【0005】そして、上記において、平黒は京子の電子 は中部体表子の親子節の一対の辺の耳中心を終上にそっ て配位されており、リード祭は蒙驁の幕子を決ひように 対向し収記一対の辺に狙いなけられていることを発度と するものである。また、ま党朝のリードフレームは、訳 輝射止収半級体制産用のリードフレームであって、半点 体裏子の菓子と電気的に基準するための内部菓子群と、 外部国界と住民するための外部電子型と、彩記内包電子 部と外部は予部とも近はするな取り一ド節とも一体と し、飲む感覚子男モ、接及リード部モ介して、リードフ 30 におけるチップの占有事を上げ、申請は基度の小型化に レーム部から貧交丁ら一方向側に交出させ、対助し先輩 部院士で連絡部を介して在式する一分の内部位子供を及 **気受けてもり、 多つ、 多力多数子質の方式で、「は放り デ** ド部と選与し、一年として全井を収得するのの部を取け ていることを外位とするものである。点、上記リードフ レームにおいて、内部総子部と力を総子部とそれを重ね するほぼリード部とモー体とした最みを放棄リードフレ ーム音に二次元的に配列するしておよすることにより8 CA (Ball Crid Array) 9470EB 対止無平容なな意味のリードフレームとすることもでき (8 ð.

【0006】本党駅の旅設計止資本資件収扱の製造方性 は、中部作祭子の総子例の間に、ヲ保井泉子の総子とな 気的に起源するための内部基子部と、中国なま子の菓子 何の心へ区交してか多へと向くかざ音易へのな状のため の外部総子部と、以記内部総子等と外部総子部とも進出 する情報リード部とモー你とした常息のリード部とモ、 絶難観者料度を介して、数率して設けており、立つ、値 発基度等への女生のための平田からなるが甚を至も収之 存在のもリードのかはは子供にみなさせ、 ルカイトナ の ここ

足を色からなどの意気色の一番に動物はようではに同じ させて取けている前段対点登す品の名詞の好え方は「フィ って、少なくとも、(A)エッテングな工にで、 4 歳 4 まそのま子と考系的には見てるための内部電子 詳と、 が 部国第と発展するための外型度子配と、 和記内部放子包 と外別は子沢とを選びてる方だりード記とを一体とし、 はお鮮森子郎を、日尺リード民を介して、 リードフレー ム面から正文でろー万円的に兵出させ、 八円し元 京都県 立て登り替そかしては死亡ろっパの内 だね子 取をお 草豆 とで、乾燥は湿料度を介して、含草して口けており、且、10、17でおり、直つ、るた葉菓子似の外町で、はポリート群 と選品し、一体として全日を尽所する力や層を思けてい るリードフレームモガミてる工芸。(8) 収定リードフ レームの力を双子を倒てない面(灰色)に地量なを収 け、打ち以を金型により、対向する内閣総子部両士を放 我する温森県と双連は長に対応する位置に設けられた地 中午に七月ちはせ、リードフレームの月ちほかれた配分 がまははま子の母子をにくるようにして、お兄びを以そ 介して、リードフレーム全体を半端は黒子へ原数する工 権。(C)リードフレームの力や貫を含む不要の餌分を 28 打ち女を全型により切断針三丁も工程。 (D) 半端 体景 子の足子具と、切断されて、キはは京子へな歌された内 試験子似の先は飲とモワイヤボンデイングした状に、 訳 雄によりが異様子製匠のみそが単に意比させて全体を封 止する工程。(E)教記外界に貫出した外部株子都能に 平田からなうか無鬼をモヤシする工艺。 とそさ ひことそ 特殊とするものである。

[0007]

【作用】本民味の推奨対止気を選件制度は、上記のよう な妖威にすることにより、半年は女はパッケージサイズ 対応できるものとしている。から、半年井京康の田井基 底への食品を住を低減し、田等品質への食品を皮の向上 を可能としている。なしくは、内閣様子供、外閣様子部 とモー体とした社会のリード都も中央体象子部に必要性 らいるセガして自定し、公記ガス電子部に平田からなる 外部電視部を連絡させていることより、な世の小型化を 雑成している。そして、上記4巻からなる外部電極部 モ。中部食気子面に以下行なるで二次元的に記れてるこ とにより、辛亥年を足の多ピンたも可能としている。 4 日からなる力量を整貫を中田ボールとし、二次元的には 外部電響器を配押した場合にはBCAタイプとなり、中 選件基礎の多ピン化にも対応できる。また、上記におい て、甲腺体を子の精子が申請はま子の能子品の一分の辺 の時中心部界上にそって記載され、リード部は複数の単 子を鉄ひように対向しれ紀一分の辺に沿い立けられてお り、成果な鉄道とし、重要性に渡した鉄道としている。 本党等のリードフレームは、上尺のような装成に するこ とにより、上記製料料止型中国有量区の製造を可能とす るものであるが、過せのリードフレームと民事のエッチ

とがてきる。本見壁の保護下止をするは名面のちん方性は、上記リードフレームを無いて、リートフレームの外数以子が倒てない面(面面)に見得れる面は、打ちはを全型により、対向する内部以子が向立を見なけられた配別が幸福体制子とは連絡部に対応する位置に立けられた配別が幸福体制子の選子がにくるようにして、可記憶をはそかして、リードフレームをはそまなま子へ搭載し、リードフレームの外や部を含む不多の記分を打ちはき会数によりは影響を示したより、内部は子と方は選子を一体としたは、本見はま画の小型化が可能な、且つ、多ピン化が可以な影響対比型半導化装置の作品を可能としている。

(0008)

~:: .·

【実施例】本見朝の世段月止型キ毎年基度の実施例を以 下、四にそって双列する。四1(1)は工業を外域は対 止型半年は次次の断圧数は位であり、帰し(6)は复算 の章状でである。回)中、100に弁別打止金半る年以 産。101は中華化量子、102はリード点、102A リード部、101Aは 双子県 (パッド SI) 、103はつ イナ、104に地径は常村、105に保政局、106ほ 平田(ペースト)からなるのなる低である。本実施内閣 野対止型半級体部位は、 観点するリードフレームを用い たもので、内式は子郎102人、力部は子郎1028を 一体としたし干型のリード部102モ多数半温は菓子1 01上に始後度型は10くそ介して搭載し、直つ、外部 株子製1028先に今田からなるの長を居を配合町10 5上り外部へ突出させて立けた。パッケージを住が4年 選件学院の面接に相当する形質灯止型を基体を設てる り。国務品にへびせされる点には、半田(ベースト)を 応解、電化して、外型電子割102Bが外裏圧算と電気 的比较级老力多一本文指的数型制业发生基本区型性。因 1 (b) に示すように、単名作菓子101の菓子製 (パ ッド部)101Aは平省は菓子の中心はしはさられ向し て2回づつ。中心自じに取って記載されており、リード 第1026、円型電子第102人が幻覚電子第(パッド 以) に行った位置に平容は京子101の節の方列に中心 3を飲み対向するように配置をれている。 カビボデジン 0.2日は内部電子数102人からは戻り一ド写102C (0 を介して離れて反反し、ほぼ年年年末子の叙述までに見 - た位置で半導作工学面に収欠する方向に、 ほぼりード 1020が上午に色がり、外別は子配1028は七の先 \*に位置し、半級体象子の節に平月な色方向で一次元的 :配列をしている。かち、中心はしもほみで刃のか以前 \*器1028の配列を設けている。そして、8九世以子 3に直絡させ、平田(ペースト)からなる力は毛毛10 ・毛朝政部105よりがおに耳出させて立けている。 1. 絶縁弦響材 104としては、100μm歩のボリイ

と生) モボいたが、心には、シリコンズはボリイミド | TA)で15(巨なペークライトは民主化)や単位化型 开写见HC52C0(巴川斯尼岛长金社农业)发布的生 げられる。土尼天花れては、 平田ペーストからなる丸 島 ではであるが、この気分に4 巴ボールに代えても良い。 南、本文見供電視到止型を退化な色は、上記のように、 パッケージをながれる。は、このではに発言する。心は 的に小型化でれたパッケージであるが、から方向につい てし、4)、0mm歩以下にてろことができ、展发し向 Mに達成できるものである。 本来発気においては力がな 意葉も、4名片里子の双子群(パッド製)において外に 尼升したが、本語な女子の様子の位在を二次元的に配位 し、万里県子郎と外部電子駅との一体となった見みを注 な。平は月末午の双子を制に二次元的に配列して搭載す ることにより、中国は京子の、一種の多ピン化に十分対 だてもる.

【0009】 広いて、主見帆のリードフレームの玄英帆 を思げ、目にもとづいて攻勢する。本実最終リードフレ 一ムは、上尺矢筋矢半退件名在に乗いられたものであ は内部双子郎、102日にお気性子草、102Cに放抗(10) る。富2は実現例リードフレームの平在日を示すもの で、D2中、200はリードフレーム、201に六年之 子馬、202ほが都電子車、203ほぼ及リード車、2 0.4は混ね器、2.0.5は外に感である。リードフレーム は428全(Ni42%のFc8金)からなり、リード フレームのなさは、内閣領千貫のある花の話でり、 0.5 mm. 力質粒子部のある原典部で O. 2 mmである。内 部総子部の対向する先端部貫士を選続する運場部205 も77角(0、0.5 mm/2)に形成されており、ほぶする 本基件以近モガなする 無の打ち は き 会 型 に て 打ち は き し 39 まい状治となっている。本実元何では外部電子例202 は九伏であるが、これに産業はされない。また、リード フレームタイとして428更モ思いたがこれに発定され ない。展示会会でも良い。

10010) 次に、上記賞賞典リードフレームの製造方程を配を用いて然思に改明する。都はは本葉質例リードフレームを製造した工程を示したものである。元で、42合金(NI42×のFe合金)からなる。厚を0、2 mmのリードフレーム原料300を理解し、低の概略を設備等を行い及く成件的難した(四3(a)) 技、リードフレームを収300の概要に承先性のレジスト301を生成し、収拾した。(四3(b))

次いで、リードフレーム 東は300の無度から系定のパターン 女 毛 飛いてレジスト の系定の 飲分の みに 軽光を 行った 後、 製造 色変 し、 レジストパターン 301人 毛 お式した。 (図 3 (c))

の本面はか配でに示されるリートフレームをはなした (B3 (c)). E2 (b) OG. E2CA)-A2C おける場面なてある。このは、レジストをお願したは、 抗仲処理を及したは、 原之の世界 (内部以子配分を含む 様似)のみにまメッキを見を行った。(D)(e)) 南、上記リードフレームの台通工技においては、図 2 (b)に示すように、なた部と耳にあそれ以下るため、 力配量で形成正衡からのエッテング (水量) を多く行 い、反対症外からは少なのにエッチング(食材)を行っ た。また、モメッキに代え、様メッキやパラジウムメッ 10 泉の年田が持られれば良い。 キでも長い。上足のリードフレームの日達方及は、1ヶ の半点は名はそれ似てるために必要なリードフレーム! プの製造方はであるが、 並不は生食性の能から、リード フレール事材モエッテングのまするは、如2にボナリー ドフレームを複数層面付けした状態で放射し、上足の工 姓を行う。この場合は、回てに示すが終までの5の一郎 に運なする仲料(配示していない) モリードフレームの が何に貫けて延付けせせとする。

1

【0011】本に、上足のようにして作者されたリード フレームを思いた。本兄時の指揮針止型半端体表症の以 18 追方はの実施例を容にそっては終する。 図4は、お実施 武器輝け止型中海体部室の転送工程を示すものである。 **回るに示すようにしてか包されたリードフレーム400** の外部電子部402形式節(点面)と対向する言語に、 ポリイミド系無圧化型の絶縁は早村(ナーブ)401 (日立化双铁式会社型、HM122C) 毛、400° C. 6 Kg/m' で1. 0 か充在者して貼りつけた (図 4(a))。この状態の平蓋型を磨るに示す。この状況 5位き全型405A、405Bにて(図4(b))、3( 南する内部属子型の先は属を正記する正は四403と、 30 その部分の此处圧をは(ケーブ)401とそりちはい た。 (図4 (c))

大いて、ガロリシロをお上び圧を用止型(06A、(0 6 日を用い、九口郎404を含む不禁の配分を切り起て (聞く(d))と取時に、絶縁なぞは404そ介して平 神体展中407上にリード部408の急圧者を行った。 (B4 (e))

尚。 この回4(d)に示す。 ほはリードと進むしてリー ドフレーム全体を工人でいるのだちでの4を含む不足の 部分を切り難しは、智力対止した状に行っても良い。こ (6) の場合には、近本の三層リードフレームを尽いたQFP パッケージョのようにゲムバー (日示していない) モゴ けると思い。リードロインのモロロは菓子())へ反似 した後、ワイヤーもしょにより、およな虫子の虫子(パ 7 F) 411A67-F#4100MIEF410A6 を電気的に延襲した。(84(1)) その後。所定の会型を思い、エポキシネの皆な415で リード第410のガダ年子ダ4108のみも反比でせ て、全年を封止した。(四4(g)) ここでは、耳周のを型(日示していない)もおいたが、 いっしゃしゃ

死之の面(外部電子系)を及しがなり止てまれば、シェ しも色製は必要としない。次いで、身出されている方式 以子郎410日上に年田ペーストモスクリーン印制によ り坐布し、半田(ペースト)からなられれる塩く16モ 作型し、本見紙の影響的入止型を選件状況を作製した。 (B4 (h))

母、平田からなる方型を延く16の作者は、スクリーン 印刷に見えされるものではなく。 リフローまたはポッテ イングちても、色質を在とすまは名字との方のにど見な

#### [0012]

【発明の記念】本発明は、上記のように、 更なる訓練力 止烈中温は禁煙の富魚性化。高粱蛇化が立められる状況 のもと、早後年気量パッケージサイズにおけるテップの 古有郡を上げ。平陽井皇皇の小型化に対応させ、田知基 低への実在都存を見れてきる。如ち、回答書をへの大夫 を皮も向上させることができる油は基準の食気を可能と したものであり、広崎に従来のTSOP年の小型パッケ ージに毎耳であった更なる多ピン化も実際した訳程対止 型半部体以底の提供を可能としたものである。

#### 【四面の原本な政策】


【四1】大石匠の総数別入型半温度を配の数数が高田及 び豆製菓料品

- 【日2】 天英州のリードフレームの年記録
- 【ロ3】天気外のリードフレームの製造工芸芸
- 【聞4】実施外の製算対止型を集体拡配の製造工製部
- 【即5】実験外のリードフレームに単級技術がモ制りつ けた状型の平面回

#### 【符号の説明】

	▼
100	<b>凯西以下图本数件数值</b>
1 0 1	. # <b># # # #</b>
101A	電子部 (パッド部)
	" " " " - " - " - " - " - " - " - " - "
1 0 2 A	- M K M 7 M
1 0 2 B	外面和干部
102C	はボリード部
103	7 4 4
104	格里拉里林
105	. MAR
106	平田(ベースト) からなるガガ
S 摄	
2 0 0	リードフレーム
2 0 1	<b>六郎用干部</b>
2 0 2	为 部間子部
2 0 3	ひだソードの
2 0 4	祖は他
2 0 '5	71 (P) (B)
3 0 0	リードフレームまれ
3 0 1	レジスト

(b)



the second of th

#### Japanese Patent Laid-Open Publication No. Heisei 8-125066

#### [TITLE OF THE INVENTION]

Resin Encapsulated Semiconductor Device, Lead Frame
Used Therein, and Fabrication Method for the Resin
Encapsulated Semiconductor Device

#### [CLAIMS]

5

15

- A resin encapsulated semiconductor device
   comprising:
  - a semiconductor chip;
  - a plurality of leads fixedly attached to a terminalend surface of the semiconductor chip by an insulating
    adhesive interposed between the semiconductor chip and the
    leads, each of the leads including integral portions, that
    is, an inner terminal portion adapted to be electrically
    connected to an associated one of terminals of the
    semiconductor chip, an outer terminal portion extending
    outwardly in a direction orthogonal to the terminal-end
    surface of the semiconductor chip and adapted to be
    connected to an external circuit, and a connecting lead
    portion adapted to connect the inner and outer terminal
    portions to each other; and
- outer electrodes each connected to the outer terminal portion of an associated one of the leads and made of

solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin encapsulate.

- 2. The resin encapsulated semiconductor device according to claim 1, wherein the terminals of the semiconductor chip are arranged along a substantially center line between a pair of sides of the semiconductor chip on the terminal-end surface of the semiconductor chip, and the leads are arranged in two facing sets along the sides of the semiconductor chip, respectively, in such a fashion that the terminals of the semiconductor chip are interposed between the two facing lead sets.
- 3. A lead frame comprising:
- portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other;
- each of the outer terminal portions of the leads
  25 being protruded in a direction orthogonal to a lead frame

surface via an associated one of the connecting lead portions;

the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively;

5

10

connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs; and

an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure together, thereby protecting the entire portion of the lead frame.

15
4. A method for fabricating a semiconductor device including a semiconductor chip, a plurality of leads fixedly attached to a terminal-end surface of the semiconductor chip by an insulating adhesive-interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit,

and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected to the outer terminal portion of an associated one of the leads and made of solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin encapsulate, comprising the steps of:

5

10

15

20

25

(A) fabricating a lead frame including a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other, each of the outer terminal portions of the leads being protruded in a direction orthogonal to a lead frame surface via an associated one of the connecting lead portions, - the inner . lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively, connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs, and an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form

an integral structure together, thereby protecting the entire portion of the lead frame;

- (B) applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions, punching out the connecting portions adapted to connect facing ones of the inner lead portions to each other along with portions of the insulating layer respectively arranged at regions corresponding to the connecting portions by use of punching dies, aligning the punched portions of the lead frame with the terminals of the semiconductor whip, and mounting the entire portion of the lead frame on the semiconductor chip by the adhesive interposed therebetween;
- (C) cutting off unnecessary portions of the lead frame including the outer frame portion by use of punching dies, thereby removing the cut-off portions;
- (D) wire-bonding the terminals of the semiconductor chip with tips of the inner terminal portions mounted on the semiconductor chip, and encapsulating the semiconductor chip and the lead frame by a resin while allowing a surface of the lead frame toward the outer terminal portions to be externally exposed; and
- (E) forming outer electrodes made of solder on the exposed lead frame surface toward the outer terminal portions.

5

10

15

### [DETAILED DESCRIPTION OF THE INVENTION] [FIELD OF THE INVENTION]

The present invention relates to a resin encapsulated semiconductor device (plastic package) in which semiconductor chip is packaged, and more particularly to a semiconductor device configured to achieve an improvement in mounting density or to have a multi-pinned structure and a method for manufacturing such a semiconductor device.

#### 10 (DESCRIPTION OF THE PRICE ART)

5

25

Recently, semiconductor devices have been developed have a higher integration degree and a higher performance by virtue of developments of techniques associated with an increase in integration degree and 15 miniaturization and in pace with the tendency of electronic appliances to have a high performance and a light, thin, simple, and miniature structure. A representative example of such semiconductor devices is an ASIC of LSI. instance, developments of resin encapsulated semiconductor 20 device plastic packages have been advanced from surfacemounting packages such as SOJs (Small Outlined-Leaded Packages) or QFPs (Quad Flat Packages) to packages having a miniature structure mainly achieved in accordance with a thinness obtained by virtue of developments of TSOPs (Tin Small Outline Packages) or to LOC (Lead On Chip) structures

adapted to achieve an improvement in the chip packaging efficiency by virtue of developments of an internal threedimensional package structure. In addition to an increase in integration degree and improvement in performance, there has also been growing demand for an increase in the number and miniaturization pins, thickness, of of encapsulated semiconductor packages. the above In mentioned conventional packages, however, there is a limitation in miniaturization because those packages have a structure in which leads are arranged around a chip. Similarly, leads are arranged around a chip in the case of miniature packages such as TSOPs. In such packages, there is also a limitation in increasing the number of pins due to the pin pitch used.

15

.....

10

5

#### [SUBJECT MATTERS TO BE SOLVED BY THE INVENTION]

As mentioned above, there has been demand for an increase in integration degree and improvement in performance of resin encapsulated semiconductor devices.

Also, there has also been growing demand for an increase in the number of pins, thickness, and miniaturization of resin encapsulated semiconductor packages. In such situations, the present invention makes it possible to increase the occupancy degree of a chip in a semiconductor package with a limited size while reducing the mounting area of the

semiconductor package on a circuit board to achieve a miniaturization of the resulting semiconductor device. That is, the present invention is adapted to provide a resin encapsulated semiconductor device capable of achieving an improvement in the mounting density thereof on a circuit board. Also, the present invention is adapted to achieve an increase in the number of pins which is difficult in miniature packages such as conventional TSOPs.

#### 10 [MEANS FOR SOLVING THE SUBJECT LATTERS]

5

15

20

25

The resin encapsulated semiconductor device of the present invention is characterized in that it comprises: a semiconductor chip; a plurality of leads fixedly attached to a terminal-end surface of the semiconductor chip by an insulating adhesive interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected to the outer terminal portion of an associated one of the

leads and made of solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin The above semiconductor device can encapsulate. embodied into a BGA (Ball Grid Array) type encapsulated semiconductor device by arranging a plurality of leads each having an inner terminal portion and an outer terminal portion integral with each other in a twodimensional fashion on the terminal-end surface of the semiconductor chip and forming the outer electrodes in the form of solder balls.

5

10

25

The above semiconductor device is also characterized in that the terminals of the semiconductor chip are arranged along a substantially center line between a pair of sides of the semiconductor chip on the terminal-end 15 surface of the semiconductor chip, and the leads are arranged in two facing sets along the sides of semiconductor chip, respectively, in such a fashion that the terminals of the semiconductor chip are interposed 20 between the two facing lead sets. The lead frame of the present invention is characterized in that it comprises: a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals semiconductor chip, an outer terminal portion adapted to be

connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; each of the outer terminal portions of the leads being protruded in a direction orthogonal to a lead frame surface via an associated one of the connecting lead portions; the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively; connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs; and an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure together, thereby protecting the entire portion of the lead frame. The above lead frame can be embodied into a lead frame for a BGA (Ball Grid Array) type resin encapsulated semiconductor device by arranging a plurality of leads each having an inner terminal portion and an outer terminal portion integral with each other in a two-dimensional fashion on the terminal-end surface of the semiconductor chip and forming the outer electrodes in the form of solder balls.

5

10

15

20

25

The present invention is also characterized by a method for fabricating a semiconductor device including a semiconductor chip, a plurality of leads fixedly attached

5

10

15

20

25

to a terminal-end surface of the semiconductor chip by an insulating adhesive interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected to the outer terminal portion of an associated one of the leads and made of solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the leads being externally exposed from a resin outer encapsulate, comprising the steps of: (A) fabricating a lead frame including a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other, each of the outer terminal portions of the leads being protruded in a direction orthogonal to a

lead frame surface via an associated one of the connecting lead portions, the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively, connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs, and an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure together, thereby protecting the entire portion of the lead frame; (B) applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions, punching out the connecting portions adapted to connect facing ones of the inner lead portions to each other along with portions of the insulating layer respectively arranged at regions corresponding to the connecting portions by use of punching dies, aligning the punched portions of the lead frame with the terminals of the semiconductor chip, and mounting the entire portion of the lead frame on the semiconductor chip by the adhesive interposed therebetween; (C) cutting off unnecessary portions of the lead frame including the outer frame portion by use of punching dies, thereby removing the cut-off portions; (D) wire-bonding the terminals of the semiconductor chip with tips of the inner terminal portions mounted on the semiconductor chip, and

5

10

15

20

encapsulating the semiconductor chip and the lead frame by a resin while allowing a surface of the lead frame toward the outer terminal portions to be externally exposed; and (E) forming outer electrodes made of solder on the exposed lead frame surface toward the outer terminal portions.

#### [FUNCTIONS]

5

10

15

20

25

With the above mentioned configuration, the resin encapsulated semiconductor device of the present invention can increase the occupancy degree of the chip while achieving a miniaturization thereof. That is, the resin encapsulated semiconductor device is capable of reducing the mounting area thereof on a circuit board and achieving an improvement in the mounting density thereof on the circuit board. In particular, the present invention achieves a miniaturization of the semiconductor device by fixedly attaching a plurality of leads each including an inner terminal portion and an outer terminal portion integral with each other to a surface of a semiconductor chip by an insulating adhesive layer interposed between the semiconductor chip and the leads, and connecting outer electrodes made of solder to the outer terminal portions, respectively. Also, the present invention achieves an increase in the number of pins in the semiconductor device by arranging the outer electrodes made of solder in a two-

dimensional fashion on a plane parallel to the surface of the semiconductor chip. Where the outer electrodes made of solder are formed in the form of solder balls and arranged in a two-dimensional fashion, a BGA type semiconductor device capable of achieving an increase in the number of pins can be obtained. In the above semiconductor device, the terminals of the semiconductor chip are arranged along a substantially center line between a pair of sides of the semiconductor chip on the terminal-end surface of the semiconductor chip, and the leads are arranged in two facing sets along the sides of the semiconductor chip, respectively, in such a fashion that the terminals of the semiconductor chip are interposed between the two facing lead sets. Thus, the semiconductor device has a simple structure suitable in regard to productivity. The lead frame of the present invention makes it possible to fabricate the above encapsulated mentioned resin semiconductor device by virtue of there above mentioned configuration thereof. However, this lead frame can be fabricated using a half etching method during an etching process as used for conventional lead frames. The method for fabricating a resin encapsulated semiconductor device in accordance with the present invention involves the steps of applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions, punching out

5

. 30

15

20

the connecting portions adapted to connect facing ones of the inner lead portions to each other along with portions of the insulating layer respectively arranged at regions corresponding to the connecting portions by use of punching dies, aligning the punched portions of the lead frame with the terminals of the semiconductor chip, and mounting the entire portion of the lead frame on the semiconductor chip by the adhesive interposed therebetween, and cutting off unnecessary portions of the lead frame including the outer frame portion by use of punching dies, thereby removing the cut-off portions. Thus, a plurality of leads each including an inner terminal portion and an outer terminal portion integral with each other are mounted on a semiconductor chip. Accordingly, the present invention makes it possible to achieve a miniaturization of In accordance with the present semiconductor devices. invention, it is also possible to fabricate a resin encapsulated semiconductor device having an increased number of pins.

20

25

5

10

15

#### [EMBODIMENTS]

Hereinafter, embodiments of the present invention associated with resin encapsulated semiconductor devices will be described in conjunction with the annexed drawings. Fig. 1A is a cross-sectional view schematically

illustrating a resin encapsulated semiconductor device according to an embodiment of the present invention. 1B is a perspective view illustrating an essential part of the resin encapsulated semiconductor device. Figs. 1A and reference numeral 5 1B. the 100 denotes the resin encapsulated semiconductor device, 101 a semiconductor chip, 102 leads, 102A inner terminal portions, 102B outer terminal portions, 102C connecting lead portions, 101A contacts (pads), 103 wires, 104 an insulating adhesive, 105 a resin encapsulate, 106 outer electrodes made of solder 10 (paste), respectively. The encapsulated resin semiconductor device according to this embodiment fabricated using a lead frame which will be described hereinafter. In this resin encapsulated semiconductor device, a plurality of L-shaped leads 102, each of which has an inner terminal portion 102A and an outer terminal portion 102 integral with each other, are mounted on a semiconductor chip 101 by means of an insulating adhesive 104. An outer electrode 106, which is made of solder, is attached to each outer terminal portion 102B. The outer electrode 106 is outwardly protruded from encapsulate 105. The resin encapsulated semiconductor device configured as mentioned above has a package area substantially equal to the entire area thereof. When this semiconductor device is mounted on a circuit board, the

15

20

solder is melted and then solidified to allow the outer terminal portions 102B to be electrically connected to an external circuit. In the resin encapsulated semiconductor device according to the illustrated embodiment, contacts (pads) 101A provided at the semiconductor chip 101 are arranged in pairs along a center line L of semiconductor chip 101 at opposite sides of the center line L in such a fashion that contacts included in each contact pair face each other. The outer terminal portion 102B of each lead is spaced apart from the inner terminal portion 102A of the lead. Between the inner and outer terminal portions 102A and 102B; a connecting lead portion 102C is interposed. The connecting lead portion 102C of each lead is bent in a direction orthogonal to the major surface of the semiconductor chip at a position near an associated one of the side surfaces of the semiconductor chip 101, so that it has an L shape. In each lead, the outer terminal portion 102B is arranged at an end of the connecting lead portion 102C. The outer terminal portions 102B of the leads are arranged in a one-dimensional fashion on a plane parallel to the major surface of the semiconductor chip That is, the outer terminal portions 102B are 101. arranged in two lines at opposite sides of the center line As mentioned above, one outer electrode 106 made of solder is connected to the outer terminal portion 102B of

5

10

15

20

each lead and outwardly exposed from the resin encapsulate 105.

For the insulating adhesive 104, a polyimide-based thermoplastic adhesive having a thickness of 100 µm (HM122C manufactured by Hitachi Chemical Co., Ltd.) is preferably used. Alternatively, a silicon denaturalized polyimide adhesive (ITA1715 manufactured by Sumitomo Bakelite Co., Ltd.) or a thermosetting adhesive (HG5200 manufactured by Tomoekawa Papermaking Co., Ltd.) may be used. Although ou er electrodes made of solder paste are used in the illustrated embodiment, solder balls may be used.

5

10

15

20

25

mentioned above, the resin encapsulated As device according semiconductor illustrated to the embodiment has a package area substantially equal to the entire area thereof. That is, the illustrated embodiment of the present invention provides a package having a compact structure in regard to area. In accordance with the present invention, a thinned package structure can also be provided in that it is also possible to reduce the package thickness to about 1.0 mm or less. Although the outer electrodes have been described as being arranged in two lines along the contacts (pads) of the semiconductor chip, they may be arranged in a two-dimensional fashion. This is achieved by arranging contacts of the semiconductor chip in a two-dimensional fashion. On the surface of the

semiconductor chip arranged with those contacts, a plurality of terminal sets each having an inner terminal and outer terminal integral with each other are arranged in a two-dimensional fashion. In this case, it is possible to fabricate a semiconductor device using a semiconductor chip with an increased number of pins.

5

10

15

20

25

An embodiment of the present invention associated with a lead frame will now be described. The lead frame according to this embodiment is adapted to be used in the above mentioned semiconductor device. Fig. 2 is a plan view of the lead frame according to this embodiment. Fig. 2, the reference numeral 200 denotes a lead frame, 201 inner terminal portions, 202 outer terminal portions, 203 connecting lead portions, 204 a connecting portion, and 205 an outer frame portion, respectively. The lead frame is made of 42 ALLOY (namely, an Fe alloy containing 42% Ni). The lead frame has a thickness of 0.05 mm at its thinner portion, that is, the inner terminal portions, and a thickness of 0.2 mm at its thicker portion, that is, the outer terminal portions. The connecting portion, which connects facing tips of the inner terminal portions to each other, has a thickness of 0.05 mm corresponding to that of the thinner portion. This connecting portion has a structure capable of allowing an easy punching thereof in the fabrication of the semiconductor device, as described

hereinafter. Although the outer terminal portions 202 have a ball shape in the illustrated embodiment, they are not limited to this shape. Also, although the lead frame has been described as being made of the 42 ALLOY, it is not limited to this material. For the lead frame, a copperbased alloy may be used.

5

10

15

Now, fabrication of the lead frame according to the illustrated embodiment will be described in brief. Fig. 4 illustrates a process for fabricating the lead frame according to the illustrated embodiment. First, a lead frame blank 300 having a thickness of 0.2 mm was prepared which is made of a 42 ALLOY (an Fe alloy containing 42% Ni). The prepared lead frame blank 300 was then subjected to a cleaning process, thereby removing grease from the surfaces thereof (Fig. 3a). Subsequently, photoresist films 301 were coated over both surfaces of the lead frame blank 300, respectively. The coated photoresist films 301 were then dried (Fig. 3b).

Using desired pattern plates, the photoresist films

301 on both surfaces of the lead frame blank 300 were
exposed to light at their desired portions. A developing
process was then conducted to the light-exposed photoresist
films 301, thereby forming photoresist patterns 301A.

For the photoreist films, a negative liquid-phase resist (PMER resist) manufactured by Tokyo Ohka Co., Ltd.

was used. Using the resist patterns 301A as anti-etch films, the lead frame blank 300 was subjected to a spray etching process at both surfaces thereof. The spray etching process was conducted using a ferric chloride solution of 48 BAUME at 57 °C. Thus, a lead frame having a structure of Fig. 2a was obtained (Fig. 3d). Fig. 2a is a plan view of the lead frame. Fig. 2b is a cross-sectional view taken along the line A1 - A2 of Fig. 2a. Thereafter, the remaining photoresist thin films were peeled off. The resulting structure was then subjected to a cleaning process. A gold plating process was subsequently conducted for desired portions of the lead frame, that is, regions including inner terminal portions (Fig. 3e).

10

In the fabrication process of the lead frame, the 15 etching process was conducted with a large etch depth at one major surface of the lead frame blank where outer terminal portions are to be formed, and with a small etch depth at the other major surface of the lead frame. place of the gold plating, silver or palladium plating may 20 be utilized. The above mentioned lead frame fabrication process is adapted to manufacture a single lead frame required for the manufacture of a single semiconductor device. In terms of productivity, however, the etching process conducted for <u>is</u> lead frame units each 25 corresponding to the single lead frame shown in Fig. 2. To

this end, a frame member (not shown) is provided at a desired portion of the peripheral edge of the lead frame so as to connect a desired part of the outer frame portion 205 shown in Fig. 2 to a corresponding one of an adjacent lead frame.

5

10

15

20

Using the lead frame fabricated as mentioned above, the resin encapsulated semiconductor device according to the present invention was fabricated. Now, a method for fabricating the resin encapsulated semiconductor device in accordance with an embodiment of the present invention will be described. Fig. 4 illustrates the method fabricating the resin encapsulated semiconductor device in accordance with the embodiment of the present invention. A polyimide-based thermosetting insulating adhesive (tape) 401 (HM122C manufactured by Hitachi Chemical Co., Ltd.) was applied to one surface, formed with the outer terminal portions 402, of the lead frame 400 fabricated as in Fig. 3 and the outer surface of the lead frame 400 using a hot pressing process conducted at 400 °C and 6 Kg/m² for 1.0 second Fig. 4a). The resulting structure is shown in Fig. 5 which is a plan view. Thereafter, the connecting portions 403 connecting facing tips of the inner terminal portions were punched using punching dies 405A and 405B Also, portions of the insulating adhesive (Fig. 4b).

8-145000

(tape) corresponding to those connecting portions 403 were punched (Fig. 4c)

Subsequently, unnecessary portions of the lead frame including the outer frame 404 were cut off using outer frame punching and pressing dies 406A and 406B (Fig. 4d). The lead frame was then bonded to a semiconductor chip 407 at its leads 410 under pressure while applying heat (Fig. 4e).

5

10

15

20

The process for cutting off the unnecessary portion of the lead frame including the outer frame 404 supporting the entire portion of the lead frame along with the connecting lead portion, as shown in Fig. 4d, may be carried out after an resin encapsulating process. In this case, dam bars (not shown) are preferably provided, as in QFP packages typically using a lead frame having a single layer structure. After the mounting of the leads 410 on the semiconductor chip 411, the inner terminal portion 410 of each lead 410 was electrically connected to an 411A of the terminals (pads) of associated one semiconductor chip 411 (Fig. 4f).

Subsequently, an epoxy-based resin 415 was molded to encapsulate the resulting structure while exposing the outer terminal portions 410B of the leads 410 using a desired mold (Fig. 4g).

Although a specific mold (not shown) was used for the above process in the illustrated case, use of such a die may be unnecessary in so far as the resin encapsulating process can be conducted under the condition in which desired portions (outer terminal portions) of the lead frame are left. Thereafter, a solder paste was coated on the exposed outer terminal portions 410B in accordance with a screen printing process, thereby forming outer electrodes 416 made of solder (paste). Thus, the fabrication of the resin encapsulated semiconductor device according to the present invention was achieved (Fig. 4h).

Although the formation of the outer electrodes 416 made of solder has been described as being achieved using a screen printing process, it may be achieved using a reflow or bonding process in so far as an amount of solder required for a connection of the semiconductor device to a circuit board is obtained.

#### (EFFECTS OF THE INVENTION)

5

10

15

As apparent from the above description, the present invention makes it possible to increase the occupancy degree of a semiconductor chip in a semiconductor package in situations requiring new resin encapsulated semiconductor devices having a highly integrated structure while exhibiting a high performance. The present invention

also makes it possible to reduce the area of the semiconductor device on a circuit board in order to cope with a compactness of the semiconductor device. That is, the present invention can provide a semiconductor device capable of achieving an improvement in the mounting density on a circuit board. At the same time, the present invention can provide a resin encapsulated semiconductor device having a new multipinned structure which could not be realized in compact packages such as conventional TSOPs.